Design Optimization and Modeling of Charge Trap Transistors (CTTs) in 14 nm FinFET Technologies
Programming of CTTs is achieved using the fundamental operation principle of 'device self-heating enhanced charge trapping' in standard as fabricated high-k/metal gate (HKMG) logic devices [4] , [5] ; the device threshold voltage (V T ) is modulated by the charge trapped in the high-k dielectric of the HKMG device where the magnitude as well as stability (retention) of the trapped charge has a positive correlation to the self-heating temperature. CTTs are typically programmed using short gate bias (V G ) pulses of 1.8-2.0V with a drain bias (V D ) of 1.4-1.6V, while the source bias (V S ) and the substrate bias (V X ) are at 0V. Previously, it was demonstrated how layout-dependent effects (LDE) in planar devices can be manipulated to modulate and enhance the self-heating effect and in turn the programming efficiency in CTTs [4] . It was shown that device self-heating (or alternatively thermal resistance, R th ) and therefore programming efficiency is strongly influenced by the width of each active channel in the planar devices: a single wide channel device shows a considerably higher programming efficiency as compared to a device with multiple narrow channels in parallel.
In this work, for the first time, we demonstrate how the CTT bitcell design can be manipulated to exploit LDE, to significantly enhance the programming efficiency in FinFET-based CTTs; experiments are performed on hardware in a 14 nm FinFET technology platform [6] . Nominal nFET devices with a gate length of 14 nm and EOT of ∼1.3 nm are used. Moreover, we introduce a compact model that accurately captures the CTT programming behavior as a function of programming time, the vertical electric field, as well as the self-heating temperature.
II. BITCELL DESIGN FOR ENHANCED
PROGRAMMING EFFICIENCY Unlike planar devices, the width of each active channel in FinFET devices is quantized i.e. the channel width of a device can only be increased by connecting multiple fins, and therefore a single channel cannot be made wider to increase the device R th . However, the efficiency of thermal dissipation, and in turn the R th , of FinFET devices can be modulated by changing the aspect ratio of the device i.e. by reconfiguration of the number of fins-to-number of gates ratio in each device. Another way to modulate the device R th is by isolating bitcells from each other.
In order to optimize the bitcell layout to improve the effect of device self-heating and in turn the programming efficiency of CTTs in FinFET technologies, four different 0741-3106 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. bitcell layouts are fabricated and studied. A '1 gate × 12 fin' bitcell ( Fig. 1(a) ) and a '2 gate × 6 fin' bitcell ( Fig. 1(b) ) are investigated. In addition to the bitcell aspect ratio, we investigate the impact of isolating the bitcells from each other, i.e. each bitcell is fabricated on an active "island" separated by a trench isolation. , and V S = 0V using 2.5 ms pulses and the V T 's are measured after each pulse. In order to study the charge trapping behavior in the absence of self-heating (no channel current, I ch ), devices are also programmed at V G = 2V and V D = V S = 0V. In order to examine the thermal dissipation properties of the corresponding bitcell designs, 3D finite element thermal simulations, using Sentaurus Interconnect, are also performed. For each bitcell, a power density of 7.1 × 10 12 W/cm 3 associated with the Joule heating produced from current flow in the active fin channels during programming is applied and the respective channel temperatures and R th values are extracted. The bitcell steady-state temperatures (achieved within ∼40-50 ns) during the programming operation are shown in Fig. 2 . The thermal profiles along the gate direction (perpendicular to the fins), at programming conditions, of each of the four bitcells (Fig. 3) show that the '2 × 6' layout has a higher R th and hence, for identical power densities, a higher channel temperature as compared to the '1 × 12' layout. Furthermore, isolated bitcells have a higher R th as compared to their un-isolated counterparts. Measured (hardware) data for the V T shift ( V T ) vs. programming time (t P ) for each of the fabricated bitcell designs is shown in Fig. 4 . From the measured hardware data and the corresponding thermal simulations, we make two key observations: First, in the presence of self-heating, bitcells with different layouts (and in turn R th ) exhibit considerably different behaviors with identical programing conditions. With the isolated '2 × 6' bitcell, V T for the same t P increases > 60%, > 30%, and > 10% as compared to the unisolated '1×12' bitcell, the isolated '1 × 12' bitcell, and the unisolated '2 × 6' bitcell, respectively. The isolated '2 × 6' bitcell enables a 6× reduction in t P to reach the target V T as compared to the unisolated '1 × 12' 3D finite element thermal simulation of the programming operation of CTT bitcell structures with (a) '1 gate × 12 fin', (b) '2 gate × 6 fin', (c) '1 gate × 12 fin' on active "island", and (d) '2 gate × 6 fin' on active "island" layouts. bitcell (Fig. 4 (a) ). Secondly, in the absence of self-heating (Fig. 4 (b) ), V T is negligible for the same V G and that all the devices behave identically. These results are consistent with the findings in 32 and 22 nm planar SOI CTTs [4] .
III. MODELING THE CTT CHARACTERISTICS
Charge trapping in HfO 2 gate dielectric has been studied extensively since the advent of HKMG devices. V T shifts that occur due to charge trapping under positive gate bias are referred as "Positive Bias Temperature Instability (PBTI)". Models that fairly accurately capture PBTI behavior have been developed over the years [7] - [9] . However, the aforementioned models do not explicitly capture the effect of self-heating enhanced charge trapping, which is significantly different from the so called PBTI charge trapping as discussed in the previous section and demonstrated by the data in Fig. 4 . In this work, a comprehensive compact model for self-heating enhanced charge trapping, using the fundamental framework of the existing models has been developed. The said is shown to describe and predict the CTT programming behavior very accurately.
Time dependence of the charge trapping has been modeled by a power law [7] . A more generalized model for V T which allows for characterizing the extrapolated maximum possible V T , 'A', and the characteristic time constant, τ , of the temporal evolution of the device V T, is given by the following expression;
This model assumes a continuous distribution in τ , a function of the capture cross section, where τ 0 is related to the peak in the τ distribution and β is a measure of the width of the distribution: The value of β approaches unity as the distribution width decreases i.e. β = 1 implies that the capture cross section has discrete values with no distribution. Additionally, as can be observed from (1), the value A gives the saturation level of the V T , the experimentally achievable maximum value of which is of course limited by physical limitations such as dielectric breakdown.
β is found to have values between ∼0.25 and ∼0.5 with programming in the absence of self-heating yielding the lowest values and higher temperatures resulting in slightly higher values. τ 0 is found to decrease logarithmically with programming temperature with values ranging between ∼10 s (for room temperature programming) and ∼20 ms (for high temperature programming). V T vs. t P measured from different bitcell designs and many different programming conditions is shown in Fig. 5 , with the values of V T calculated from the model given by (1) overlaid; the model shows excellent agreement with experimental data for a wide range of programming conditions (essentially covering all practical operation conditions for CTT eNVM) and across all the different bitcell designs.
The coefficient ' A' is a function of temperature (determined by the product of R th and the power, I ch ×V D ) as well as the electric field (V G ). In order to decouple the impact of self-heating temperature from the effect of electric field, CTT bitcells with various different layouts, and in turn different R th values, as discussed in the previous section, are characterized in detail. In other words, differences in the behaviors of different bitcells under identical programming conditions can be attributed to the differences in their R th . It is found that the voltage acceleration of charge trapping ( V T ) is accurately described by a power law. An exponential relationship has been used to model the charge trapping behavior before, but such dependence does not describe the behavior well over a wide voltage range [7] . The temperature acceleration, however, is found to be accurately described by an exponential temperature dependence. ' A' can therefore be expressed as follows
The value of m, which is gate stack dependent (determined by parameters such as interfacial layer and high-k dielectric thickness) is found to be ∼7. This is consistent with the reported values in previous literatures. The temperature coefficient, g, is determined to be ∼ 2 × 10 −2 . The coefficient d is determined to be to the order of 10 −7 , which is expected and consistent with hardware results showing very small V T -values in the absence of self-heating or for small values of V G . The temperature and V G dependencies of ' A' (i.e. 'A' normalized by the V G dependence and temperature dependence, respectively), extracted from experimental results from devices with various different layouts programmed upto the target V T using many different programming conditions, are shown in Fig. 6 (a) and Fig. 6 (b) , respectively. Overlaid on the same graphs are the corresponding values of normalized ' A' as predicted by the model given by (2) ; the model shows excellent agreement with hardware data.
IV. SUMMARY AND CONCLUSIONS
In this letter, we demonstrate the fundamental understanding and techniques to optimize the CTT eNVM bitcell design to enhance the programming efficiency. In particular, how device layout can be manipulated to maximize self-heating assisted charge trapping, the fundamental operation principle of CTTs [4] , is discussed. Also introduced is a compact model that can be used to accurately characterize and predict the programming behavior of CTTs. The model explicitly describes and decouples the electric-field and self-heating temperature dependencies of charge trapping in CTTs, which is also applicable to charge trapping in HKMG devices in general. A 14 nm FinFET CTT based one-time programmable memory (OTPM) product has already been deployed: circuit design aspects, including a Differential Current Sense Amplifier (DCSA) used during reads and for margining the V T shifts during programming, are discussed in [10] . While only programming related aspects of CTTs are discussed in this letter, CTTs can also be employed as multi-time programmable memory (MTPM) elements, which would of course require erasing the programmed devices efficiently. The technological breakthroughs required for implementation of CTTs as an MTPM in 14nm FinFET technologies and beyond, with an endurance of >10 4 program/erase cycles, data retention of >10 years at 125 • C, and operation capability at military grade temperatures are discussed in [11] .
